Fault-Tolerant Computing With Biased-Noise Superconducting Qubits
| dc.creator | Aliferis, Panos | |
| dc.creator | Brito, Frederico | |
| dc.creator | DiVincenzo, David P. | |
| dc.creator | Preskill, John | |
| dc.creator | Steffen, Matthias | |
| dc.creator | Terhal, Barbara M. | |
| dc.date | 2008-06-02 | |
| dc.date | 2009-01-30 | |
| dc.date.accessioned | 2026-07-07T12:35:20Z | |
| dc.date.available | 2026-07-07T12:35:20Z | |
| dc.description | We present a universal scheme of pulsed operations for the IBM oscillator-stabilized flux qubit comprising the CPHASE gate, single-qubit preparations and measurements. Based on numerical simulations, we argue that the error rates for these operations can be as low as about .5% and that noise is highly biased, with phase errors being stronger than all other types of errors by a factor of nearly 10^3. In contrast, the design of a CNOT gate for this system with an error rate of less than about 1.2% seems extremely challenging. We propose a special encoding which exploits the noise bias allowing us to implement a logical CNOT gate where phase errors and all other types of errors have nearly balanced rates of about .4%. Our results illustrate how the design of an encoding scheme can be adjusted and optimized according to the available physical operations and the particular noise characteristics of experimental devices. | |
| dc.description | 15 pages, 7 figures | |
| dc.identifier | https://arxiv.org/abs/0806.0383 | |
| dc.identifier | http://arxiv.org/abs/0806.0383 | |
| dc.identifier | New J. Phys. 11 (2009) 013061 | |
| dc.identifier | doi:10.1088/1367-2630/11/1/013061 | |
| dc.identifier.uri | http://salesiana.dossiersoluciones.com/handle/123456789/217737 | |
| dc.subject | Quantum Physics | |
| dc.subject | Superconductivity | |
| dc.title | Fault-Tolerant Computing With Biased-Noise Superconducting Qubits | |
| dc.type | text |