Méthodologie de modélisation et d'implémentation d'adaptateurs spatio-temporels

Simple item page
dc.creatorChavet, Cyrille
dc.creatorCoussy, Philippe
dc.creatorUrard, Pascal
dc.creatorMartin, Eric
dc.date2007-06-19
dc.date.accessioned2026-07-07T08:11:07Z
dc.date.available2026-07-07T08:11:07Z
dc.descriptionThe re-use of pre-designed blocks is a well-known concept of the software development. This technique has been applied to System-on-Chip (SoC) design whose complexity and heterogeneity are growing. The re-use is made thanks to high level components, called virtual components (IP), available in more or less flexible forms. These components are dedicated blocks: digital signal processing (DCT, FFT), telecommunications (Viterbi, TurboCodes),... These blocks rest on a model of fixed architecture with very few degrees of personalization. This rigidity is particularly true for the communication interface whose orders of acquisition and production of data, the temporal behavior and protocols of exchanges are fixed. The successful integration of such an IP requires that the designer (1) synchronizes the components (2) converts the protocols between "incompatible" blocks (3) temporizes the data to guarantee the temporal constraints and the order of the data. This phase remains however very manual and source of errors. Our approach proposes a formal modeling, based on an original Ressource Compatibility Graph. The synthesis flow is based on a set of transformations of the initial graph to lead to an interface architecture allowing the space-time adaptation of the data exchanges between several components.
dc.identifierhttps://arxiv.org/abs/0706.2824
dc.identifierhttp://arxiv.org/abs/0706.2824
dc.identifierActes de la conference MajecSTIC 2005 (16/11/2005) 151
dc.identifier.urihttp://salesiana.dossiersoluciones.com/handle/123456789/132020
dc.subjectHardware Architecture
dc.titleMéthodologie de modélisation et d'implémentation d'adaptateurs spatio-temporels
dc.typetext

Files

Collections

arXiv