A Self-Reconfigurable Computing Platform Hardware Architecture
| dc.creator | Weisensee, Andreas | |
| dc.creator | Nathan, Darran | |
| dc.date | 2004-11-20 | |
| dc.date.accessioned | 2026-07-07T03:22:04Z | |
| dc.date.available | 2026-07-07T03:22:04Z | |
| dc.description | Field Programmable Gate Arrays (FPGAs) have recently been increasingly used for highly-parallel processing of compute intensive tasks. This paper introduces an FPGA hardware platform architecture that is PC-based, allows for fast reconfiguration over the PCI bus, and retains a simple physical hardware design. The design considerations are first discussed, then the resulting system architecture designed is illustrated. Finally, experimental results on the FPGA resources utilized for this design are presented. | |
| dc.description | 5 pages, 6 figures | |
| dc.identifier | https://arxiv.org/abs/cs/0411075 | |
| dc.identifier | http://arxiv.org/abs/cs/0411075 | |
| dc.identifier.uri | http://salesiana.dossiersoluciones.com/handle/123456789/32451 | |
| dc.subject | Hardware Architecture | |
| dc.subject | Distributed, Parallel, and Cluster Computing | |
| dc.title | A Self-Reconfigurable Computing Platform Hardware Architecture | |
| dc.type | text |