Output Width Signal Control In Asynchronous Digital Systems Using External Clock Signal

Simple item page
dc.creatorTimis, Mihai
dc.date2009-04-23
dc.date.accessioned2026-07-07T13:07:59Z
dc.date.available2026-07-07T13:07:59Z
dc.descriptionIn present paper, I propose a method for resolving the timing delays for output signals from an asynchronous sequential system. It will be used an example of an asynchronous sequential system that will set up an output signal when an input signal will be set up. The width of the output signal depends on the input signal width, and in this case it is very short. There are many synthesis methods, like using a RC group system, a monostable system in design of the asynchronous digital system or using an external clock signal, CK. In this paper will be used an external clock signal, CK.
dc.description6 pages,exposed on 1st "European Conference on Computer Sciences & Applications" - XA2006, Timisoara, Romania
dc.identifierhttps://arxiv.org/abs/0904.3711
dc.identifierhttp://arxiv.org/abs/0904.3711
dc.identifierAnn. Univ. Tibiscus Comp. Sci. Series IV (2006), 237-242
dc.identifier.urihttp://salesiana.dossiersoluciones.com/handle/123456789/228273
dc.subjectOther Computer Science
dc.titleOutput Width Signal Control In Asynchronous Digital Systems Using External Clock Signal
dc.typetext

Files

Collections

arXiv