Gate-level simulation of logical state preparation

Stephens, A. M.; Devitt, S. J.; Fowler, A. G.; Ang, J. C.; Hollenberg, L. C. L.

Gate-level simulation of logical state preparation

Authors

Description

Quantum error correction and fault-tolerant quantum computation are two fundamental concepts which make quantum computing feasible. While providing a theoretical means with which to ensure the arbitrary accuracy of any quantum circuit, fault-tolerant error correction is predicated upon the robust preparation of logical states. An optimal direct circuit and a more complex fault-tolerant circuit for the preparation of the [[7,1,3]] Steane logical-zero are simulated in the presence of discrete quantum errors to quantify the regime within which fault-tolerant preparation of logical states is preferred.
8 pages, 2 figures