Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers

Thumbnail Image

Date

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Processor and system architectures that feature multiple memory controllers are prone to show bottlenecks and erratic performance numbers on codes with regular access patterns. Although such effects are well known in the form of cache thrashing and aliasing conflicts, they become more severe when memory access is involved. Using the new Sun UltraSPARC T2 processor as a prototypical multi-core design, we analyze performance patterns in low-level and application benchmarks and show ways to circumvent bottlenecks by careful data layout and padding.
12 pages, 7 figures. Accepted for Workshop on Large-Scale Parallel Processing 2008. Revised and extended version

Keywords

Distributed, Parallel, and Cluster Computing, Performance

Citation

URI

http://salesiana.dossiersoluciones.com/handle/123456789/146592

Consulte el texto completo en el siguiente enlace:

https://arxiv.org/abs/0712.2302
 http://arxiv.org/abs/0712.2302

Collections

arXiv