0-level Vacuum Packaging RT Process for MEMS Resonators

Thumbnail Image

Date

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

A new Room Temperature (RT) 0-level vacuum package is demonstrated in this work, using amorphous silicon (aSi) as sacrificial layer and SiO2 as structural layer. The process is compatible with most of MEMS resonators and Resonant Suspended-Gate MOSFET [1] fabrication processes. This paper presents a study on the influence of releasing hole dimensions on the releasing time and hole clogging. It discusses mass production compatibility in terms of packaging stress during back-end plastic injection process. The packaging is done at room temperature making it fully compatible with IC-processed wafers and avoiding any subsequent degradation of the active devices.
Submitted on behalf of EDA Publishing Association (http://irevues.inist.fr/EDA-Publishing)

Keywords

Other Computer Science

Citation

URI

http://salesiana.dossiersoluciones.com/handle/123456789/155380

Consulte el texto completo en el siguiente enlace:

https://arxiv.org/abs/0802.3093
 http://arxiv.org/abs/0802.3093
 Dans Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS - DTIP 2007, Stresa, lago Maggiore : Italie (2007)

Collections

arXiv